

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
0	0	1	4	9	16	25	36	49	64	81	100	121	144	169	196	225	256	289	324	361	400	441	484	529	576	625	676	729	784	841	900	961	1024	1089	1156	1225	1296	1369	1444	1521	1600	1681	1764	1849	1936	2025	2116	2209	2304	2401	2500	2601	2704	2809	2916	3025	3136	3249	3364	3481	3600	3721	3844	3969	4096	4225	4356	4489	4624	4761	4900	5041	5184	5329	5476	5625	5776	5929	6084	6241	6400	6561	6724	6889	7056	7225	7396	7569	7744	7921	8100	8281	8464	8649	8836	9025	9216	9409	9604	9801	10000

500  
A1

[illegible]

- [illegible]

performing write back processing of the data of said cache memory into said main memory in accordance with the command inputted over said second bus.

2. A cache system, comprising:

a first bus;

a second bus;

a third bus;

a main memory having a memory section for storing data, said main memory being operable to write data inputted from said first bus into said memory section and output data read from said memory section to said first bus;

a cache memory;

instruction means for outputting to said second bus a command for instruction to write back data of said cache memory into said main memory;

a cache memory control section for performing reading and writing of data between said main memory and said cache memory over said first bus and performing write back processing of the data of said cache memory into said main memory in accordance with the command inputted over said second bus;

an interface section for interfacing between said first bus and said third bus; and

an isolate section interposed between an output side of said interface section and said first bus for isolating said output side of said interface section and said first bus from each other when a control signal inputted to a control terminal becomes valid.

3. A cache system, comprising:

a first bus;

a second bus;

a signal line different from said first bus;

a main memory having a memory section for storing data, said main memory being operable to write data inputted from said first bus into said memory section, output data read from said memory section to said first bus, and receive data and an address from said signal line and write the data and the address into said memory section;

a cache memory;

instruction means for outputting to said second bus a command for instruction to write back data of said cache memory into said main memory; and

a cache memory control section for performing reading and writing of data between said main memory and said cache memory over said first bus and outputting data and an address of said cache memory to said signal line

in accordance with the command inputted over said second bus thereby to perform write back processing into said main memory.

4. A dual system which comprises a first system and a second system one of which is operated in an act state while the other is operated in a standby state, and a memory confounding line and a system confounding line for interconnecting said first system and said second system, each of said first system and said second system including:

a first bus;

a second bus;

a main memory having a memory section for storing data, said main memory being operable to write data inputted from said first bus into said memory section, output data read from said memory section to said first bus, and receive data of the other system which is in the act state over said memory confounding line and write the data into said memory section;

a cache memory;

instruction means for outputting to said second bus a first command for instruction to write back data of said cache memory into said main memory; and

a cache memory control section including a



to the first reset signal.

7. A dual system according to claim 5, wherein said main memory includes a second reset terminal to which a second reset signal is inputted such that, when the second reset signal is asserted, at least an element of said main memory which takes part in control of said first bus is reset, and said cache memory control section controls such that the first command is outputted after the second reset signal is asserted upon state changeover from the act state to the standby state.

8. A dual system which comprises a first system and a second system one of which is operated in an act state while the other is operated in a standby state, and a memory confounding line and a system confounding line for interconnecting said first system and said second system, each of said first system and said second system including:

a first bus;

a second bus;

```
a third bus;
```

a main memory having a memory section for storing data, said main memory being operable to write data inputted from said first bus into said memory section, output data read from said memory section to said first

bus, and receive data of the other system which is in the act state over said memory confounding line and write the data into said memory section;

a cache memory;

instruction means for outputting to said second bus a first command for instruction to write back data of said cache memory into said main memory;

a cache memory control section for performing reading and writing of data between said main memory and said cache memory over said first bus and performing write back processing of the data of said cache memory into said main memory in accordance with the first command inputted over said second bus;

an interface section for interfacing between said first bus and said third bus; and

a first isolate section interposed between an output side of said interface section and said first bus for isolating said output side of said interface section and said first bus from each other when a first control signal inputted to a first control terminal becomes valid.

9. A dual system according to claim 8, wherein each of said first system and said second system further includes a system control section for controlling state changeover between the act state and the standby state

over said system confounding line, and said system control section controls so that the first command is outputted after the first control signal becomes valid upon state changeover from the act state to the standby state.

10. A dual system according to claim 9, wherein each of said first system and said second system further includes a second isolate section interposed between an output side of said system control section and said first bus for isolating said output side of said system control section and said first bus when a second control signal inputted to a second control terminal becomes valid, and said system control section controls so that the first command is outputted after the first and second control signals become valid upon state changeover from the act state to the standby state.

11. A dual system which comprises a first system and a second system one of which is operated in an act state while the other is operated in a standby state, and a memory confounding line and a system confounding line for interconnecting said first system and said second system, each of said first system and said second system including:

a first bus;



a second bus;

a first signal line;

a main memory having a memory section for storing data, said main memory being operable to write data inputted from said first bus into said memory section, output data read from said memory section to said first bus, receive data and an address from said first signal line and write the data and the address into said memory section, and receive data of the other system which is in the act state from said memory confounding line and write the data into said memory section;

a cache memory;

instruction means for outputting to said second bus a first command for instruction to write back data of said cache memory into said main memory; and

a cache memory control section for performing reading and writing of data between said main memory and said cache memory over said first bus and outputting data and an address of said cache memory to said first signal line in accordance with the first command inputted over said second bus thereby to perform write back processing into said main memory.

12. A dual system according to claim 11, wherein each of said first system and said second system further



15. A dual system according to claim 13, wherein said main memory includes a register and writes, when the notification is received over said first signal line, information representative of completion of the write back processing into said register.

16. A dual system according to claim 5, wherein each of said first system and said second system further includes a first signal line for interconnecting said cache memory control section and said system control section, said cache memory control section which is in the system in the act state asserting said first signal line when the write back processing is completed, said system control section which is in the system in the act state instructing the other system to change over the state from the standby state to the act state over said system confounding line when said first signal line is asserted.

17. A dual system according to claim 16, wherein, when said first signal line is asserted, said main memory writes information representative of completion of the write back processing into a particular address area of said memory section.

18. A dual system according to claim 16, wherein said main memory includes a register and writes, when said

first signal line is asserted, information representative of completion of the write back processing into said register.

19. A dual system according to claim 9, wherein said system control section includes a first timer for being periodically reset by said instruction means and outputting a first timeout signal when said first timer measures a first predetermined time and a second timer for measuring a second predetermined time which is not shorter than a time required until said cache memory control section ends the write back processing after the first timeout signal is outputted, and said system control section performs the interrupt notification based on the first timeout signal and instructs, when said first signal line is not asserted, the other system to change over the state from the standby state to the act state over said system confounding line based on the second timeout signal.

20. A dual system according to claim 14, wherein one of said first and second systems whose state has been changed over from the standby state to the act state reads the information from the particular address area and executes, when the information indicates completion of the write back processing, based on the data stored in



control section which is in the system in the act state instructing the other system to change over the state from the standby state to the act state over said system confounding line when said second signal line is asserted.

23. A dual system according to claim 12, wherein said cache memory control section which is in the system in the act state outputs, when the write back processing is completed, a second command representative of completion of the write back processing to said first bus, and said system control section which is in the system in the act state instructs the other system to change over the state from the standby state to the act state over said system confounding line based on the second command.

24. A dual system according to claim 5, wherein each of said first system and said second system further includes a first signal line for interconnecting said main memory and said system control section, said cache memory control section which is in the system in the act state outputting a second command representative of completion of the write back processing to said first bus when the write back processing is completed, said main memory which is in the system in the act state asserting said first signal line based on the second command, said system control section which is in the system in the act

state instructing the other system to change over the state from the standby state to the act state over said system confounding line when said first signal line is asserted.

25. A dual system according to claim 12, wherein each of said first system and said second system further includes a second signal line for interconnecting said main memory and said system control section, said cache memory control section which is in the system in the act state outputting a second command representative of completion of the write back processing to said first bus when the write back processing is completed, said main memory which is in the system in the act state asserting said second signal line based on the second command, said system control section which is in the system in the act state instructing the other system to change over the state from the standby state to the act state over said system confounding line when said second signal line is asserted.